IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Confirmation No.: 3389 In re: Gi-ho Park Application No.: 10/801,893 Group Art Unit: 2187

Examiner: Than Vinh Nguyen Filed: March 16, 2004

Methods, Circuits, and Systems for Utilizing Idle Time in Dynamic Frequency Scaling For:

Cache Memories

Date: April 26, 2007

Mail Stop RCE Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97(b)

Sir:

Attached is a list of documents, together with a copy of any listed foreign patent document and/or non-patent literature. A copy of any listed U.S. patent and/or U.S. patent application publication is not provided herewith in accordance with the amendment by the U.S. Patent and Trademark Office to 37 C.F.R. § 1.98(a)(2)(ii) effective October 21, 2004. It is requested that these documents be considered by the Examiner and officially made of record in accordance with the provisions of 37 C.F.R. § 1.56 and Section 609 of the MPEP.

This Information Disclosure is submitted in accordance with 37 C.F.R. § 1.97(b)(4), before the mailing of a first action after the filing of a Request for Continued Examination under 37 C.F.R. § 1.114. Therefore, no fee is believed due. However, the Commissioner is hereby authorized to charge any deficiency or credit any overpayment to Deposit Account No. 50-0220.

Respectfully submitted,

Robert N. Crouse Registration No. 44,635

Myers Bigel Sibley & Sajovec, P.A. P. O. Box 37428 Raleigh, North Carolina 27627 Telephone: (919) 854-1400

Facsimile: (919) 854-1401 Customer No. 20792

Office electronic filing system in accordance with § 1.6(a)(4) to the

CERTIFICATION OF TRANSMISSION

I hereby certify that this correspondence is being transmitted via the

Sheena Donnelly

U.S. Patent and Trademark Office on April 26, 2007.

				C	Complete if Known			
				Application Number	10/801,893			
INFORMATION DISCLOSURE				Filing Date	March 16, 2004			
STATEMENT BY APPLICANT				First Named Inventor	Gi-ho Park			
				Group Art Unit	2187			
(use as many sheets as necessary)				Examiner Name	Than Vinh Nguyen			
Sheet	1	of	A1	Attorney Docket Number	5649-1159			

			U.S. PATENTS A	AND PATENT PUBLICATIONS		
Examiner Initials*	Cite No.	U.S. Pater	t Document		Date of Publication of Cited	
		Number	Kind Code (if known)		Document MM-DD-YYYY	
		US-				
		US-				
		US-				
		US-				
		US-				
		US-				
		US-				
		US-				
		US-				
		US-				
		US-				
		US-				
		US-				

				FOREIGN PA	TENT DOCUMENTS		
Examiner Initials*	Cite	Foreign Patent Document			Name of Patentee or Applicant of Cited	Date of	Translation
	No.	Office	Number	Kind Code (if known)		Publication of Cited Document MM-DD-YYYY	

		OTHER NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	Т
	1.	Ghose et al. "Reducing Power in Superscalar Processor Caches Using Subbanking, Multiple Line Buffers and Bit-Line Segmentation" <i>Proceedings Of The 1999 International Symposium On Low Power Electronics And Design</i> pp. 70-75 (1999)	
	2.	Hennessy et al. <i>Computer Architecture: A Quantitative Approach</i> , 3 rd Edition, chapter 3.11 "Another View: Thread-Level Parallelism" Morgan Kaufmann Publishers, San Francisco, CA (2003)	
	3.	Kin et al. "The Filter Cache: An Energy Efficient Memory Structure" <i>Proceedings of the Thirtieth Annual IEEE/ACM International Symposium on Microarchitecture</i> , pp. 184-193, (1997)	

Examiner Signature	,	Date Considered	